 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| NLAS4052 Analog Multiplexer/ Demultiplexer Double-Pole, 4-Position Plus Common Off The NLAS4052 is an improved version of the MC14052 and MC74HC4052 fabricated in sub-micron Silicon Gate CMOS technology for lower RDS(on) resistance and improved linearity with low current. This device may be operated either with a single supply or dual supply up to 3 V to pass a 6 VPP signal without coupling capacitors. When operating in single supply mode, it is only necessary to tie VEE, pin 7 to ground. For dual supply operation, VEE is tied to a negative voltage, not to exceed maximum ratings. http://onsemi.com MARKING DIAGRAMS 16 9 SO-16 D SUFFIX CASE 751B NLAS4052 AWLYWW 1 8 * Improved RDS(on) Specifications * Pin for Pin Replacement for MAX4052 and MAX4052A * - One Half the Resistance Operating at 5.0 Volts Single or Dual Supply Operation - Single 2.5-5 Volt Operation, or Dual 3 Volt Operation - With VCC of 3.0 to 3.3 V, Device Can Interface with 1.8 V Logic, - No Translators Needed - Address and Inhibit pins are Logic is Over-Voltage Tolerant and - - May Be Driven Up +6 V Regardless of VCC Address and Inhibit pins are Standard TTL Compatible - Greatly Improved Noise Margin Over MAX4052 and MAX4052A Improved Linearity Over Standard HC4052 Devices Packages TSSOP-16 DT SUFFIX CASE 948F 16 9 NLAS 4052 ALYW 1 8 16 9 * * * Popular SOIC, and Space Saving TSSOP, and QSOP 16 Pin QSOP-16 QS SUFFIX CASE 492 A WL, L Y WW, W NLAS 4052 ALYW 1 8 = Assembly Location = Wafer Lot = Year = Work Week ORDERING INFORMATION Device NLAS4052DR2 NLAS4052DTR2 NLAS4052QSR Package SO-16 TSSOP-16 QSOP-16 Shipping 2500 Units/Reel 2500 Units/Reel 2500 Units/Reel (c) Semiconductor Components Industries, LLC, 2002 1 June, 2002 - Rev. 1 Publication Order Number: NLAS4052/D NLAS4052 VCC 16 NO1A NO2A COMA NO0A NO3A ADDB ADDA 15 14 13 12 11 10 9 NO0B NO1B COMB NO3B NO2B NO1A NO2A COMA NO0A NO3A ADDB ADDA LOGIC Inhibit 1 2 3 4 5 6 7 8 GND NO0B NO1B COMB NO3B NO2B Inhibit VEE Figure 1. Pin Connection (Top View) Figure 2. Logic Diagram TRUTH TABLE Address Inhibit 1 0 0 0 0 B X don't care 0 0 1 1 A X don't care 0 1 0 1 ON SWITCHES* All switches open COMA-NO0A, COMB-NO0B COMA-NO1A, COMB-NO1B COMA-NO2A, COMB-NO2B COMA-NO3A, COMB-NO3B *NO and COM pins are identical and interchangeable. Either may be considered an input or output; signals pass equally well in either direction. http://onsemi.com 2 NLAS4052 II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I I III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I II I I I III I I I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIII I I I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I III I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII MAXIMUM RATINGS (Note 1) Symbol Parameter Value Unit V V V V VEE Negative DC Supply Voltage (Referenced to GND) -7.0 to )0.5 -0.5 to )7.0 -0.5 to )7.0 VCC VIS Positive DC Supply Voltage (Note 2) Analog Input Voltage Digital Input Voltage (Referenced to GND) (Referenced to VEE) VEE -0.5 to VCC )0.5 -0.5 to 7.0 $50 VIN I (Referenced to GND) DC Current, Into or Out of Any Pin Storage Temperature Range mA C C C TSTG TL TJ -65 to )150 260 Lead Temperature, 1 mm from Case for 10 Seconds Junction Temperature under Bias Thermal Resistance )150 143 164 164 500 450 450 qJA SOIC TSSOP QSOP SOIC TSSOP QSOP C/W PD Power Dissipation in Still Air, mW MSL FR Moisture Sensitivity Level 1 Flammability Rating Oxygen Index: 30% - 35% UL 94 V-0 @ 0.125 in u2000 u200 u1000 $300 VESD ESD Withstand Voltage Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5) V ILATCH-UP Latch-Up Performance Above VCC and Below GND at 125C (Note 6) mA 1. Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Extended exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum-rated conditions is not implied. 2. The absolute value of VCC $|VEE| 7.0. 3. Tested to EIA/JESD22-A114-A. 4. Tested to EIA/JESD22-A115-A. 5. Tested to JESD22-C101-A. 6. Tested to EIA/JESD78. RECOMMENDED OPERATING CONDITIONS Symbol VEE Negative DC Supply Voltage Positive DC Supply Voltage Analog Input Voltage Digital Input Voltage Parameter (Referenced to GND) Min -5.5 2.5 2.5 Max GND 5.5 6.6 Unit V V V V II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I II I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIII III III II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII II I I II I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII III IIIIII I III I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIII I I VCC VIS (Referenced to GND) (Referenced to VEE) VEE 0 VCC 5.5 VIN TA (Note 7) (Referenced to GND) Operating Temperature Range, All Package Types -55 0 0 125 100 20 C tr, tf Input Rise/Fall Time (Channel Select or Enable Inputs) VCC = 3.0 V $ 0.3 V VCC = 5.0 V $ 0.5 V ns/V 7. Unused digital inputs may not be left open. All digital inputs must be tied to a high-logic voltage level or a low-logic input voltage level. http://onsemi.com 3 NLAS4052 DC CHARACTERISTICS - Digital Section (Voltages Referenced to GND) Guaranteed Max Limit Symbol VIH Parameter Minimum High-Level Input Voltage, Enable Inputs Condition VCC 2.5 3.0 4.5 5.5 2.5 3.0 4.5 5.5 VIN = 6.0 or GND Address, Inhibit and VIS = VCC or GND 0 V to 6.0 V 6.0 -55 to 255C 1.75 2.1 3.15 3.85 0.45 0.9 1.35 1.65 $0.1 4.0 <855C 1.75 2.1 3.15 3.85 0.45 0.9 1.35 1.65 $1.0 40 <1255C 1.75 2.1 3.15 3.85 0.45 0.9 1.35 1.65 $1.0 80 Unit V VIL Maximum Low-Level Input Voltage, Enable Inputs V IIN ICC Maximum Input Leakage Current, Address or Inhibit Inputs Maximum Quiescent Supply Current (per Package) mA mA DC ELECTRICAL CHARACTERISTICS - Analog Section II I I I II I I I I II I I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I I II IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I I I I I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I I II II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I II II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIII IIIIIIIIIIIIIIIIIIIIIII I II I I Symbol Parameter Test Conditions VCC V 3.0 4.5 3.0 3.0 4.5 3.0 Guaranteed Limit VEE -55 to 25C v85C v125C VIIIII 86 37 26 15 13 10 4 2 108 46 33 20 18 15 4 2 120 55 37 20 18 15 5 3 Unit W RON Maximum "ON" Resistance (Note 8) VIN = VIL or VIH VIS = VEE to VCC |IS| = 10 mA (Figures 4 thru 9) 0 0 -3.0 0 0 -3.0 DRON Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package VIN = VIL or VIH, VIS = 2.0 V VIS = 3.5 V |IS| = 10 mA, VIS = 2.0 V W Rflat(ON) ON Resistance Flatness Maximum Off-Channel Leakage Current |IS| = 10 mA Vcom 1, 2, 3.5 V Vcom -2, 0, 2 V 4.5 3.0 W -3.0 INC(OFF) INO(OFF) Switch Off VIN = VIL or VIH VIO = VCC -1.0 V or VEE +1.0 V (Figure 17) 6.0 3.0 0 -3.0 0.1 0.1 5.0 5.0 100 100 nA ICOM(ON) Maximum On-Channel Leakage Current, Channel- to-Channel Switch On VIO = VCC -1.0 V or VEE +1.0 V (Figure 17) 6.0 3.0 0 -3.0 0.1 0.1 5.0 5.0 100 100 nA 8. At supply voltage (VCC) approaching 2.5 V the analog switch on-resistance becomes extremely non-linear. Therefore, for low voltage operation it is recommended that these devices only be used to control digital signals. http://onsemi.com 4 NLAS4052 II I I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I I I I I II I I II I I I I II I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I I IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII I II I II I I Guaranteed Limit Symbol Parameter Test Conditions VCC V 3.0 4.5 3.0 VEE V -55 to 25C Min 1.0 1.0 1.0 Typ* 6.5 5.0 3.5 v85C - - - v125C - - - Unit ns tBBM Minimum Break-Before-Make Time VIN = VIL or VIH VIS = VCC RL = 300 W, CL = 35 pF (Figure 19) 0.0 0.0 -3.0 *Typical Characteristics are at 25C. AC CHARACTERISTICS (Input tr = tf = 3 ns) AC CHARACTERISTICS (CL = 50 pF, Input tr = tf = 3 ns) Guaranteed Limit VCC V 2.5 3.0 4.5 3.0 2.5 3.0 4.5 3.0 2.5 3.0 4.5 3.0 VEE V 0 0 0 -3.0 0 0 0 -3.0 0 0 0 -3.0 -55 to 25C Min Typ 22 20 16 16 22 20 16 16 22 20 16 16 Max 40 28 23 23 40 28 23 23 40 28 23 23 v85C Min Max 45 30 25 25 45 30 25 25 45 30 25 25 v125C Min Max 50 35 30 28 50 35 30 28 50 35 30 28 Unit ns Symbol tTRANS Parameter Transition Time (Address Selection Time) (Figure 18) Turn-on Time (Figures 14, 15, 20, and 21) Inhibit to NO or NC Turn-off Time (Figures 14, 15, 20, and 21) Inhibit to NO or NC tON ns tOFF ns Typical @ 25C, VCC = 5.0 V CIN CNO or CNC CCOM C(ON) Maximum Input Capacitance,Select Inputs Analog I/O Common I/O Feedthrough 8 10 10 1.0 pF http://onsemi.com 5 NLAS4052 ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V) VCC V 3.0 4.5 6.0 3.0 3.0 4.5 6.0 3.0 3.0 4.5 6.0 3.0 5.0 3.0 VEE V 0.0 0.0 0.0 -3.0 0.0 0.0 0.0 -3.0 0.0 0.0 0.0 -3.0 0.0 -3.0 Typ 25C 110 130 140 140 -93 -93 -93 -93 -2 -2 -2 -2 9.0 12 Unit MHz Symbol BW Parameter Maximum On-Channel Bandwidth or Minimum Frequency Response Off-Channel Feedthrough Isolation Condition VIS = 1/2 (VCC - VEE) Source Amplitude = 0 dBm (Figures 10 and 22) f = 100 kHz; VIS = 1/2 (VCC - VEE) Source = 0 dBm (Figures 12 and 22) VIS = 1/2 (VCC - VEE) Source = 0 dBm (Figures 10 and 22) VIN = VCC to VEE, fIS = 1 kHz, tr = tf = 3 ns RIS = 0 W, CL= 1000 pF, Q = CL * DVOUT (Figures 16 and 23) fIS = 1 MHz, RL = 10 KW, CL = 50 pF, VIS = 5.0 VPP sine wave VIS = 6.0 VPP sine wave (Figure 13) VISO dB VONL Maximum Feedthrough On Loss dB Q Charge Injection pC THD Total Harmonic Distortion THD + Noise % 6.0 3.0 0.0 -3.0 0.10 0.05 http://onsemi.com 6 NLAS4052 100 10 80 1 0.1 0.01 0.001 0.0001 0.00001 -40 VCC = 3.0 V 20 VCC = 5.0 V -20 0 20 60 80 100 120 0 -4.0 -2.0 0 2.0 VIS (VDC) 4.0 6.0 RON (W) ICC (nA) 60 2.0 V VEE = 0 V 100 40 3.0 V 4.5 V 5.5 V Temperature (C) Figure 3. ICC versus Temp, VCC = 3 V and 5 V 50 Figure 4. RON versus VCC, Temp = 255C 100 90 80 70 RON (W) 60 50 40 30 20 10 0 0 -55C 85C 25C RON (W) 125C 125C 40 25C 85C 30 20 -55C 10 0 0.5 1.0 VCom (V) 1.5 2.0 0 0.5 1.0 1.5 VCom (V) 2.0 2.5 3.0 Figure 5. Typical On Resistance VCC = 2.0 V, VEE = 0 V 25 85C 20 15 25C 10 -55C 5 5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 VCom (V) 4.0 4.5 5.0 5.5 0 0.5 125C 20 85C 25 Figure 6. Typical On Resistance VCC = 3.0 V, VEE = 0 V 125C RON (W) RON (W) 15 10 25C -55C 0 0 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VCom (V) Figure 7. Typical On Resistance VCC = 4.5 V, VEE = 0 V Figure 8. Typical On Resistance VCC = 5.5 V, VEE = 0 V http://onsemi.com 7 NLAS4052 25 125C 20 85C RON (W) 15 10 25C -55C 5 0 -4 -2 0 VCom (V) 2 4 Figure 9. Typical On Resistance VCC = 3.3 V, VEE = -3.3 V 50 40 30 PHASE SHIFT (Deg) BANDWIDTH (dB) 20 10 0 -10 -20 -30 -40 -50 0.1 1.0 10 100 FREQUENCY (mHz) BANDWIDTH (ON-RESPONSE) 90 72 54 36 18 0 -18 -36 -54 -72 -90 0.1 1.0 10 100 FREQUENCY (mHz) PHASE SHIFT Figure 10. Bandwidth, VCC = 5.0 V Figure 11. Phase Shift, VCC = 5.0 V 0 -10 OFF ISOLATION 10 dB/DIV -20 DISTORTION (%) -30 -40 -50 -60 -70 -80 -90 -100 0.1 1.0 10 100 FREQUENCY (mHz) 0 3.0 5.5 0.1 $3.3 4.5 0.01 10 100 1000 10000 10000 FREQUENCY (mHz) Figure 12. Off Isolation, VCC = 5.0 V http://onsemi.com 8 Figure 13. Total Harmonic Distortion NLAS4052 30 TA = 25C 25 20 TIME (ns) 15 10 5 0 2.5 tOFF (ns) tON (ns) 25 20 15 10 5 0 -55 tON tOFF 30 VCC = 4.5 V TIME (ns) 3 3.5 4 4.5 5 -40 25 Temperature (C) 85 125 VCC (VOLTS) Figure 14. tON and tOFF versus VCC Figure 15. tON and tOFF versus Temp 3.0 2.5 100 10 2.0 Q (pC) 1.5 1.0 0.5 0 -0.5 0 1 LEAKAGE (nA) VCC = 5 V 1 ICOM(ON) 0.1 VCC = 3 V 0.01 ICOM(OFF) VCC = 5.0 V INO(OFF) 0.001 2 VCOM (V) 3 4 5 -55 -20 25 70 85 125 TEMPERATURE (C) Figure 16. Charge Injection versus COM Voltage Figure 17. Switch Leakage versus Temperature http://onsemi.com 9 NLAS4052 VCC 0.1 mF VEE Output VOUT 300 W 35 pF VCC Output Address Select Pin VEE 10% 90% VCC Input 0V 50% 50% ttrans ttrans Figure 18. Channel Selection Propagation Delay DUT VCC 0.1 mF 300 W Output VOUT 35 pF Input VCC GND tBMM 90% Output 90% of VOH Address Select Pin GND Figure 19. tBBM (Time Break-Before-Make) VCC DUT VCC 0.1 mF Open Output VOUT 300 W 35 pF Output GND tON tOFF Input 0V VOH 90% 90% 50% 50% Input Enable Figure 20. tON/tOFF http://onsemi.com 10 NLAS4052 VCC DUT Output Open 300 W VOUT 35 pF Input VCC 50% 0V VCC Output VOL tOFF 10% tON 10% 50% Input Enable Figure 21. tON/tOFF 50 W Reference Input Output 50 W Generator 50 W DUT Transmitted Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is the bandwidth of an On switch. VISO, Bandwidth and VONL are independent of the input signal direction. VISO = Off Channel Isolation = 20 Log VONL = On Channel Loss = 20 Log VOUT for VIN at 100 kHz VIN VOUT for VIN at 100 kHz to 50 MHz VIN Bandwidth (BW) = the frequency 3 dB below VONL Figure 22. Off Channel Isolation/On Channel Loss (BW)/Crosstalk (On Channel to Off Channel)/VONL http://onsemi.com 11 NLAS4052 DUT Open Output VIN VCC GND CL Output Off Off DVOUT VIN On Figure 23. Charge Injection: (Q) TYPICAL OPERATION +5.0 V 16 VCC 16 +3.0 V VCC VEE GND 7 8 VEE GND -3.0 V 7 8 Figure 24. 5.0 Volts Single Supply VCC = 5.0 V, VEE = 0 Figure 25. Dual Supply VCC = 3.0 V, VEE = -3.0 V DEVICE ORDERING INFORMATION Device Nomenclature Device Order Number NLAS4052DR2 NLAS4052DTR2 NLAS4052QSR Circuit Indicator NL NL NL Technology AS AS AS Device Function 4052 4052 4052 Package Suffix D DT QS Tape & Reel Suffix R2 R2 R Package Type SO TSSOP QSOP Tape & Reel Size 2500 Unit Reel 2500 Unit Reel 2500 Unit Reel http://onsemi.com 12 NLAS4052 PACKAGE DIMENSIONS SOIC-16 D SUFFIX CASE 751B-05 ISSUE J -A- 16 9 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 9.80 10.00 3.80 4.00 1.35 1.75 0.35 0.49 0.40 1.25 1.27 BSC 0.19 0.25 0.10 0.25 0_ 7_ 5.80 6.20 0.25 0.50 INCHES MIN MAX 0.386 0.393 0.150 0.157 0.054 0.068 0.014 0.019 0.016 0.049 0.050 BSC 0.008 0.009 0.004 0.009 0_ 7_ 0.229 0.244 0.010 0.019 -B- 1 8 P 8 PL 0.25 (0.010) M B S G F K C -T- SEATING PLANE R X 45 _ M D 16 PL M J 0.25 (0.010) TB S A S http://onsemi.com 13 NLAS4052 PACKAGE DIMENSIONS TSSOP-16 DT SUFFIX CASE 948F-01 ISSUE O 16X K REF 0.10 (0.004) 0.15 (0.006) T U S M TU S V S K 16 2X L/2 9 J1 B -U- L PIN 1 IDENT. 1 8 SECTION N-N J N 0.15 (0.006) T U S 0.25 (0.010) M A -V- N F DETAIL E C 0.10 (0.004) -T- SEATING PLANE H D G DETAIL E http://onsemi.com 14 CC EE CC EE CC K1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. DIM A B C D F G H J J1 K K1 L M MILLIMETERS MIN MAX 4.90 5.10 4.30 4.50 --1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.18 0.28 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.193 0.200 0.169 0.177 --0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.007 0.011 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_ -W- NLAS4052 PACKAGE DIMENSIONS QSOP-16 QS SUFFIX CASE 492-01 ISSUE O -A- R Q NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING. 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE. 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D. INCHES DIM MIN MAX A 0.189 0.196 B 0.150 0.157 C 0.061 0.068 D 0.008 0.012 F 0.016 0.035 G 0.025 BSC H 0.008 0.018 J 0.0098 0.0075 K 0.004 0.010 L 0.230 0.244 M 0_ 8_ N 0_ 7_ P 0.007 0.011 Q 0.020 DIA R 0.025 0.035 U 0.025 0.035 8_ V 0_ MILLIMETERS MIN MAX 4.80 4.98 3.81 3.99 1.55 1.73 0.20 0.31 0.41 0.89 0.64 BSC 0.20 0.46 0.249 0.191 0.10 0.25 5.84 6.20 0_ 8_ 0_ 7_ 0.18 0.28 0.51 DIA 0.64 0.89 0.64 0.89 0_ 8_ H x 45_ U RAD. 0.013 X 0.005 DP. MAX -B- MOLD PIN MARK RAD. 0.005-0.010 TYP L 0.25 (0.010) M G T P DETAIL E C K V N 8 PL -T- D 16 PL 0.25 (0.010) M SEATING PLANE TB S A S J M F DETAIL E http://onsemi.com 15 NLAS4052 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2700 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 16 NLAS4052/D |
Price & Availability of NLAS4052QSR
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |